module lab7_reg (
    input        clk,
    input  [3:0] sw,
    input        key_latch,
    output [3:0] led
);
    reg [3:0] register;
    always @(posedge clk) begin
        if (key_latch)
            register <= sw;
    end
    assign led = register;
endmodule